mirror of
https://github.com/jackyzha0/quartz.git
synced 2025-12-25 05:44:06 -06:00
1.2 KiB
1.2 KiB
| title | aliases | tags | sr-due | sr-interval | sr-ease | ||
|---|---|---|---|---|---|---|---|
| 03-sequential-logic-circuits |
|
2022-07-26 | 3 | 250 |
comb log. circuits always produce the same output with the same inputs
Sequential logic circuit output depends not only on the inputs but also past history (memory)
Two types:
- synchronous
- changes of state happen in time with a clock cycle
- input changes occur between clock pulses
- state changes occur at the clock pulses
- asynchronous
- We will not be studying these
- State changes occur as changes in inputs occur
- Event driven
Memory circuits
- Set-reset latch sr latch
- D-type flip-flop delay flip flop
- T-type flip-flop t flip flop
- JK-type flip-flop jk flip flop, jk flip flop 2
- synchronous counter simulation, slide
State transition
"if you are here and you get this then go here"
basis of all computing (turing machine)
The computer memory is the current state, the instruction is where to go next
