GitHub/quartz
1
0
Fork 2
mirror of https://github.com/jackyzha0/quartz.git synced 2025-12-24 21:34:06 -06:00
Code Issues Actions Packages Projects Releases Wiki Activity

vault backup: 2022-07-26 14:38:15

Browse Source
This commit is contained in:
Jet Hughes 2022-07-26 14:38:15 +12:00
parent 821d8018ad
commit 478f3ac3d0
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
content/notes/combinatorial-logic-circuit.md
View File

@ -18,13 +18,13 @@ They can be defined:
- Using graphical symbols
# Notable Examples
- [1 Bit half adder](https://i.imgur.com/mjCVU4I.png)
- [1 Bit full adder: (includes carry input)](https://i.imgur.com/yu6kS83.png)
- [Ripple carry adder](https://i.imgur.com/HtEIZ5t.png)
- ![1 Bit half adder](https://i.imgur.com/mjCVU4I.png)
- ![1 Bit full adder: (includes carry input)](https://i.imgur.com/yu6kS83.png)
- ![Ripple carry adder](https://i.imgur.com/HtEIZ5t.png)
- 3 Bit parity Generator
- Adds an extra bit to the input data so that the number of ones in the output is always odd
- Used for error checking
- [truth table](https://i.imgur.com/KDUiJbN.png)
- [boolean equation](https://i.imgur.com/mwBpnlO.png)
- [circuit](https://i.imgur.com/tsgDISC.png)
- [7 segment displlay](https://i.imgur.com/qtPmtwR.png)
- ![7 segment displlay](https://i.imgur.com/qtPmtwR.png)